

**LISTING OF THE CLAIMS:**

The following is a complete listing of all the claims in the application, with an indication of the status of each:

1. (Currently Amended) An electronic circuit for cryptographic processing,  
2. ~~having a set of combinatorial logical circuits, the set of combinatorial logical~~  
3. ~~circuits comprising:~~  
4. a first combinatorial logical circuit, having an input, arranged to  
5. perform a first set of logical operations on an input data at the input and to  
6. produce a corresponding first output data, the first output data having a first  
7. functional relation to the input data for said input data within a given range,  
8. and characterized in that the set of combinatorial logical circuits further  
9. comprises at least  
10. a second combinatorial logical circuit, having an input, arranged to  
11. perform a second set of logical operations on an the same input data at said  
12. input and to produce a corresponding second output data, the second output  
13. data having a second an identical functional relation to the input data, said  
14. second functional relation identical to said first functional relation for said  
15. input data within said given range,  
16. wherein the first set of logical operations is different from the second set  
17. of logical operations, and

18        a selector for receiving a given input data and wherein the electronic  
19        circuit is arranged to dynamically selecting from among the first one  
20        combinatorial logical circuit for performing the first set of logical operations on  
21        the given input data and the second combinatorial logical circuit of the set of  
22        combinatorial logical circuits for performing the second set of logical  
23        operations on the given the input data and producing output data, and  
24        wherein the selecting includes inputting the given input data to the  
25        input of the selected one of the first and second combinatorial logical  
26        circuits and outputting a selected first cryptographic processing output, the  
27        selected first cryptographic processing output being the output of the  
28        selected one of the first and second combinatorial logical circuits.

1        2. (Currently Amended) The An electronic circuit of according to claim 1,  
2        further comprising:  
3        a third combinatorial logical circuit, having an input, arranged to  
4        perform a third set of logical operations on an input data at said input and to  
5        produce a corresponding third output data, the third output data having a  
6        third given functional relation to said input data for input data within a given  
7        range, and  
8        a fourth combinatorial logical circuit, having an input, arranged to  
9        perform a fourth set of logical operations on an input data at said input and to  
10        produce a corresponding fourth output data, the fourth output data having a

11 fourth functional relation to said input data identical to said given third  
12 functional relation,  
13 wherein the third set of logical operations is different from the fourth  
14 set of logical operations, and  
15 a selector for receiving said selected first cryptographic processing  
16 output data and dynamically selecting from among the third combinatorial  
17 logical circuit and the fourth combinatorial logical circuit for performing logical  
18 operations on the selected first cryptographic processing output data and  
19 producing a second output cryptographic processing data, and  
20 wherein said selecting includes inputting the selected first  
21 cryptographic processing output data to the input of the selected one of the  
22 third and fourth combinatorial logical circuits  
23 comprising at least a first set of combinatorial logical circuits and a second  
24 set of combinatorial logical circuits, and arranged to use output data  
25 produced by the first set of combinatorial logical circuits as input data of  
26 the second set of combinatorial logical circuits.

1 3. (Currently Amended) The An electronic circuit of according to claim 1,  
2 wherein the selector comprises further comprising:  
3 [-] a selection circuit arranged for generating a selecting signal to select  
4 one combinatorial logical circuit from among of the first and second set of  
5 combinatorial logical circuits,

6 [[-]] a splitter circuit ~~arranged~~ for inputting the given input data to one of  
7 the first and second combinatorial logical circuit of the set of combinatorial  
8 logical circuits, depending on the selecting signal,  
9 [[-]] a merger circuit ~~arranged~~ for outputting data from one of the first  
10 and second combinatorial logical circuit of the set of combinatorial logical  
11 circuits, depending on the selecting signal.

1 4. (Currently Amended) The An electronic circuit of ~~according~~ to claim 3,  
2 further comprising a timing circuit ~~arranged~~ to determine the points in  
3 time at which the selection circuit generates the selecting signal to select  
4 one of the first and second combinatorial logical combinatorial logical  
5 circuit of the set of combinatorial logical circuits.

1 5. (Currently Amended) An electronic circuit for cryptographic processing,  
2 comprising:  
3 [[-]] a combinatorial logical circuit ~~arranged~~ to perform logical operations on  
4 input data and to produce an output data,  
5 [[-]] a storage circuit element for storing the output data produced by the  
6 combinatorial logical circuit, characterized in that  
7 wherein the storage electronic circuit further comprises  
8 a first set of an encoding means for encoding the output data into a first  
9 encoded output data.

10        a storage element for retrievably storing the first encoded output data,  
11        a corresponding first decoding means, arranged for encoding output  
12        data before storing the first output data in the storage element and decoding  
13        the first encoded output data into said output data after retrieving the first  
14        encoded output data from the storage element, respectively, and  
15        wherein the electronic circuit is arranged to dynamically control the  
16        activation of the first set of an encoding means and the [[a]] corresponding  
17        first decoding means.

1        6. (Currently Amended) The An electronic circuit of according to claim 5,  
2        wherein the storage circuit further comprises comprising:  
3        a second set of an encoding means for encoding the output data into a  
4        second encoded output data for storing in the storage element,  
5        a corresponding second decoding means, arranged for encoding output  
6        data before storing the first output data in the storage element and decoding  
7        the second encoded output data into said output data after retrieving the  
8        second encoded output data from the storage element, respectively,  
9        wherein the encoding of the first output data is different from the  
10       encoding of the second output data, and  
11       wherein the electronic circuit is further arranged to generate a  
12       selecting signal to dynamically select from among the first one set of an  
13       encoding means and its [[a]] corresponding first decoding means and the

14 second set of an encoding means and its [[a]] corresponding second decoding  
15 means, for encoding and decoding of the output data.

1 7. (Currently Amended) The An electronic circuit of according to claim 6,  
2 further comprising a timing circuit arranged to determine the points in  
3 time at which the electronic circuit selects one from among the first and  
4 second set of encoding means and corresponding first and second decoding  
5 means, of a set comprising at least the first set of an encoding means and a  
6 corresponding decoding means and the second set of encoding means and a  
7 corresponding decoding means..

1 8. (Currently Amended) The An electronic circuit of according to claim 6 [[5]],  
2 wherein the combinatorial logical circuit comprises;  
3 a first combinatorial logical circuit, having an input, arranged to  
4 perform a first set of logical operations on input data at the input and to  
5 produce a corresponding first cryptographic output data, the first  
6 cryptographic output data having a given first functional relation to the input  
7 data for said input data within a given range, and characterized in that the set  
8 of combinatorial logical circuits further comprises at least  
9 a second combinatorial logical circuit, having an input, arranged to  
10 perform a second set of logical operations on the same input data at said input  
11 and to produce a corresponding second cryptographic output data, the second

12 cryptographic output data having a an identieal functional relation to the  
13 input data identical to the given first functional relation for said input data  
14 within said given range.

15 wherein the first set of logical operations is different from the second set  
16 of logical operations, and

17 a selector for receiving an input data and wherein the eletronic circuit  
18 is arranged to dynamically selecting from among the first one combinatorial  
19 logical circuit and the second combinatorial logical circuit of the set of  
20 combinatorial logical circuits for performing logical operations on the given the  
21 input data and producing output data, and

22 wherein the selecting includes inputting the input data to the input of  
23 the selected one of the first and second combinatorial logical circuits and  
24 outputting a selected output, the selected output being the output of the  
25 selected one of the first and second combinatorial logical circuits.

9. (Canceled)

1 10. (Currently Amended) A method of processing cryptographic data,  
2 comprising:  
3 [[-]] using a set of logical operations for processing input data and producing  
4 output data,

5 [[-]] storing the output data in a storage element, wherein the storing  
6 characterized in that the method further comprises:  
7 [[-]] encoding the output data into an encoded output data before  
8 storing the output data in the storage element,  
9 storing the encoded output data in the storage element,  
10 retrieving the encoded output data from the storage element,  
11 [[-]] decoding the encoded output data retrieved after retrieving from  
12 the storage element, and  
13 dynamically controlling the encoding of the output data into an  
14 encoded output data and the corresponding decoding of the encoded  
15 output data retrieved from the storage element.

1 11. (Original) A cryptographic device comprising an electronic circuit according  
2 to claim 1.

1 12. (New) The electronic circuit of claim 1, wherein the selector includes:  
2 a first mask circuit for selectively masking and not masking, based on  
3 the signal, the given input data for input to the first combinatorial logical  
4 circuit, and  
5 a second mask circuit for selectively masking and not masking, based  
6 on the signal, the given input data for input to the second combinatorial  
7 logical circuit.

1 13. (New) The electronic circuit of claim 8, wherein the selector includes:  
2       a first mask circuit to selectively mask and not mask, based on the  
3 signal, the given input data and to input the selected masked and not masked  
4 given input data to the first combinatorial logical circuit, and  
5       a second mask circuit to selectively mask and not mask, based on the  
6 signal, to input the selected masked and not masked given input data to the  
7 second combinatorial logical circuit.

1 14. (New) The electronic circuit of claim 13,  
2       wherein the first mask circuit includes an AND mask configured to  
3 mask and to not mask the given input data by inputting to the first  
4 combinatorial logical circuit a selection between all zeros and the given input  
5 data, respectively and  
6       wherein the second mask circuit includes an AND mask configured  
7 to mask and to not mask the given input data by inputting to the second  
8 combinatorial logical circuit a selection between all zeros and the given  
9 input data, respectively.

1 15. (New) The electronic circuit of claim 1, wherein the selector includes an  
2 OR merger circuit to receive the output of the first combinatorial logical  
3 circuit and to receive the output of the second combinatorial logic circuit,  
4 and to output, as the selected output, a logical OR of the output of the first

5      combinatorial logical circuit and the output of the second combinatorial  
6      logic circuit.

1      16. (New) A method of processing cryptographic data, comprising:  
2           generating a mode signal having one of a given plurality of states;  
3           receiving a given input data and generating a cryptographic processed  
4      data output, said generating including:

5           generating a first input data, wherein the first input data is a  
6           selected one of a mask of the given input data and a not mask of the  
7           given data, the selection based on the state of the mode signal;  
8           generating a second input data, wherein the second input data is  
9           the other of the mask of the given input data and the not mask of the  
10          given data,

11          performing a first set of logical operations on the first input data  
12          to generate a first output data, the first set of logical operations  
13          embodying a given input-output function,

14          performing a second set of logical operations on the second input  
15          data to generate a second output data, the second set of logical  
16          operations being different than the first set of logical operations and the  
17          second set of logical operations embodying the same given input-output  
18          function, and

19 merging the first output data and the second output data to  
20 generate the cryptographic data output;  
21 repeating said generating a mode signal to have a different one of the  
22 given plurality of states; and  
23 repeating said receiving a given input data and generating a  
24 cryptographic processed data output.

1 17. (New) The electronic circuit of claim 1,  
2 wherein the first combinatorial logical circuit comprises a first  
3 configuration of logical gates receiving a given power supply current, having  
4 an input, arranged to receive an input data  $A$  at said input and generate a  
5 cryptographic output data =  $f(A)$ ,  $f$  being a given function, by performing  $f(A)$   
6 as a first set of logical operations on said first configuration of logical gates,  
7 wherein said first configuration and said first set of logical operations  
8 are configured to generate a first power consumption profile when performing  
9  $f(A)$ , and  
10 wherein the first combinatorial logical circuit comprises a second  
11 configuration of logical gates receiving a given power supply current, having  
12 an input, arranged to receive an input data  $A$  at said input and generate a  
13 cryptographic output data =  $g(A)$ ,  $g$  being a given function, wherein  $g(A) = f(A)$   
14 for all  $A$  in a given range of  $A$ , by performing  $g(A)$  as a second set of logical  
15 operations on said second configuration of logical gates, and

16       wherein said second configuration and said second set of logical  
17   operations are configured to generate a second power consumption profile  
18   when performing  $g(A)$  different from the first power consumption profile in  
19   performing  $f(A)$ .

1   18. (New) The electronic circuit of claim 17,  
2       wherein the selector is configured for receiving a given input data A  
3   and dynamically selecting from among the first combinatorial logical circuit  
4   for performing said  $f(A)$  = the cryptographic output data and the second  
5   combinatorial logical circuit for performing said  $g(A)$  = the cryptographic  
6   output data and producing a selected cryptographic output data as a  
7   selected one of either of  $f(A)$  and  $g(A)$ , based said dynamic selecting.

1   19. (New) The electronic circuit of claim 1,  
2       wherein the first combinatorial logical circuit comprises a first  
3   configuration of AND, OR and NOT logical gates receiving a given power  
4   supply current, having an input, arranged to receive an input data A at said  
5   input and generate a cryptographic output data =  $f(A)$ ,  $f$  being a given function,  
6   by performing  $f(A)$  as a first set of logical AND, OR and NOT operations on  
7   said first configuration of AND, OR and NOT logical gates, and  
8       wherein the second combinatorial logical circuit comprises a second  
9   configuration of AND, OR and NOT logical gates receiving a given power

10 supply current, having an input, arranged to receive an input data  $A$  at said  
11 input and generate a cryptographic output data =  $g(A)$ ,  $g$  being a given  
12 function, wherein  $g(A) = f(A)$  for all  $A$  in a given range of  $A$ , by performing  
13  $g(A)$  as a second set of logical AND, OR and NOT operations on said second  
14 configuration of AND, OR and NOT logical gates, and  
15 wherein said second configuration and said second set of logical AND,  
16 OR and NOT operations are different from said first configuration and said  
17 first set of logical AND, OR and NOT operations

1 20. (New) The electronic circuit of claim 19,  
2 wherein the selector is configured to receive the given input data  $A$  and  
3 dynamically select from among the first combinatorial logical circuit for  
4 performing said  $f(A)$  = the cryptographic output data and the second  
5 combinatorial logical circuit for performing said  $g(A)$  = the cryptographic  
6 output data and to produce a selected cryptographic output data as a selected  
7 one of  $f(A)$  and  $g(A)$ , based on said dynamic selecting.

1 21. (New) The electronic circuit of claim 20,  
2 wherein the first combinatorial logical circuit comprises a first  
3 configuration of AND, OR and NOT logical gates receiving a given power  
4 supply current, having an input, arranged to receive an input data  $A$  at said  
5 input and generate a cryptographic output data =  $f(A)$ ,  $f$  being a given function,

6 by performing  $f(A)$  as a first set of logical AND, OR and NOT operations on  
7 said first configuration of AND, OR and NOT logical gates, wherein said first  
8 configuration and said first set of logical AND, OR and NOT operations are  
9 configured to generate a first power consumption profile when performing  $f(A)$ ,

10 and

11 wherein the second combinatorial logical circuit comprises a second  
12 combinatorial logical circuit comprising a second configuration of AND, OR  
13 and NOT logical gates receiving a given power supply current, having an  
14 input, arranged to receive an input data  $A$  at said input and generate a  
15 cryptographic output data =  $g(A)$ ,  $g$  being a given function, wherein  $g(A) = f(A)$   
16 for all  $A$  in a given range of  $A$ , by performing  $g(A)$  as a second set of logical  
17 AND, OR and NOT operations on said second configuration of AND, OR and  
18 NOT logical gates, and

19 wherein said second configuration and said second set of logical AND,  
20 OR and NOT operations are different from said first configuration and said  
21 first set of logical AND, OR and NOT operations and wherein said second  
22 configuration and said second set of logical AND, OR and NOT operations are  
23 configured to generate a second power consumption profile when performing  
24  $g(A)$  and, wherein, for a given  $A$ , the first power consumption profile in  
25 performing  $f(A)$  is different from the second power consumption profile in  
26 performing  $g(A)$ .

2 22. (New) The electronic circuit of claim 2,

3 wherein the first combinatorial logical circuit comprises a first  
4 configuration of AND, OR and NOT logical gates receiving a given power  
5 supply current, having an input, arranged to receive an input data  $A$  at said  
6 input and generate a cryptographic output data =  $f(A)$ ,  $f$  being a given function,  
7 by performing  $f(A)$  as a first set of logical AND, OR and NOT operations on  
8 said first configuration of AND, OR and NOT logical gates, wherein said first  
9 configuration and said first set of logical AND, OR and NOT operations are  
10 configured to generate a first power consumption profile when performing  $f(A)$ ,

11 wherein the second combinatorial logical circuit comprises a second  
12 combinatorial logical circuit comprising a second configuration of AND, OR  
13 and NOT logical gates receiving a given power supply current, having an  
14 input, arranged to receive an input data  $A$  at said input and generate a  
15 cryptographic output data =  $g(A)$ ,  $g$  being a given function, wherein  $g(A) = f(A)$   
16 for all  $A$  in a given range of  $A$ , by performing  $g(A)$  as a second set of logical  
17 AND, OR and NOT operations on said second configuration of AND, OR and  
18 NOT logical gates, and

19 wherein said second configuration and said second set of logical AND,  
20 OR and NOT operations are different from said first configuration and said  
21 first set of logical AND, OR and NOT operations,

22 wherein said second configuration and said second set of logical AND,  
23 OR and NOT operations are configured to generate a second power

24 consumption profile when performing  $g(A)$  and, wherein, for a given A, the  
25 first power consumption profile in performing  $f(A)$  is different from the second  
26 power consumption profile in performing  $g(A)$ ,

27 wherein the third combinatorial logical circuit comprises a third  
28 configuration of AND, OR and NOT logical gates receiving a given power  
29 supply current, having an input, arranged to receive an input data  $B$  at said  
30 input and generate a cryptographic output data =  $fI(B)$ ,  $fI$  being a given  
31 function, by performing  $fI(B)$  as a third set of logical AND, OR and NOT  
32 operations on said third configuration of AND, OR and NOT logical gates,

33 wherein said third configuration and said third set of logical AND, OR  
34 and NOT operations are configured to generate a third power consumption  
35 profile when performing  $fI(A)$ , and

36 a fourth combinatorial logical circuit comprising a fourth configuration  
37 of AND, OR and NOT logical gates receiving a given power supply current,  
38 having an input, arranged to receive an input data  $B$  at said input and  
39 generate a cryptographic output data ,

40 wherein said cryptographic output data =  $gI(B)$ ,  $gI$  being a given  
41 function, wherein  $gI(B) = fI(B)$  for all  $B$  in a given range of  $B$ , by performing  
42  $gI(B)$  as a fourth set of logical AND, OR and NOT operations on said fourth  
43 configuration of AND, OR and NOT logical gates,

44        wherein said fourth configuration and said fourth set of logical AND, OR  
45    and NOT operations are different from said third configuration and said third  
46    set of logical AND, OR and NOT operations,  
47        wherein said fourth configuration and said fourth set of logical AND, OR  
48    and NOT operations are configured to generate a fourth power consumption  
49    profile when performing *gI*(B) and,  
50        wherein, for a given B, the third power consumption profile in  
51    performing *fI*(B) is different from the fourth power consumption profile in  
52    performing *gI*(B).